Abstract: This study presents a D-Q current control method with modified phase lock loop to generate the required reference current for shunt hybrid active filter (SHAPF) to improve the power quality. The performance of the proposed controller has been evaluated in terms of harmonic current mitigation and reactive power compensation under different grid conditions. Here, the passive elements of SHAPF have been used for compensation of lower order harmonics and the active part mitigates the higher order harmonics. Proportional-integral controller is considered here for DC-link voltage regulation of the inverter. For verification, the proposed controller of SHAPF is compared with the conventional SHAPF controllers. Extensive simulations of the proposed technique are carried out through MATLAB-SIMULINK environment. A laboratory prototype has been built on dSPACE1104 platform to verify the feasibility of the suggested SHAPF controller. From the simulation and experimental results, the robustness of the proposed SHAPF controller is proved.
Introduction
Electrical power quality (PQ) is a generic term applied to a wide variety of electromagnetic phenomena that characterise the voltage and current at a given time and at a given location in the AC electrical power systems. All PQ issues are closely related to power electronics in almost every aspect of commercial, domestic, and industrial application. Due to non-linear load PQ of network has been degraded. Therefore, to mitigate the problem of PQ and deliver clean power in the distribution network, a number of methods have been proposed and developed by the researchers [1, 2] .
Passive filters that work as the least impedance path to tune harmonic frequencies are simple and less expensive. In contrast, they have several drawbacks, such as fixed compensation, bulky devices, and the resonance problem of the L-C filters; however, active power filter (APF) has been developed for complete compensation of distortions [3] . The APFs use power electronic converters that insert harmonic components into the electrical network which cancel out non-linear load harmonic currents. With the harmonic compensating ability, APFs are also capable of reactive power reduction and balancing the unbalanced load [4, 5] . Although different types of active filters have been proposed to make it smaller, cheaper, and more practicable in industrial applications, a hybrid configuration of APF appears very attractive in power distribution networks. However, series hybrid APFs are complex, unreliable, and expensive compare to a shunt hybrid filter topology which is characterised by a combination of a parallel-connected passive filter and a small rated active filter. Therefore, shunt hybrid filter has been considered in this paper for its capability of attenuation and effective operation.
Since the development of APFs various control schemes, such as fast Fourier transform (FFT); recursive discrete Fourier transform; instantaneous active and reactive powers ( p-q); direct testing and calculating method; instantaneous active and reactive current components (i d -i q ); notch filter, sine multiplication, generalised integral, synchronous detection algorithm; adaptive filter, flux-based controller; artificial neural network; adaptive linear neuron; wavelet transform; particle swarm optimisation; and genetic algorithm techniques have been proposed in the literatures [6] . Among all these control schemes, D-Q theory or SRF is one of the most conventional and practically applicable methods [7] .
Although it performs an excellent job, it requires a phase lock loop (PLL) circuit for synchronisation. Different types of PLLs have been introduced in the literature; however, the conventional types of PLLs have low performance in extremely unbalanced and distorted networks. Therefore, in this current work, it is aimed to the competency of the SRF method with the modified PLL for control of APF. This paper presents a new technique based on SRF method using the modified PLL algorithm and compares its performance with that of conventional synchronous reference frame (SRF) method and P-Q theory under balance, unbalance, distorted, and unbalance-distorted voltage condition. In the proposed control method, SHAPF is optimised without using load voltage and source current measurement. As a result, the number of measurements is reduced and system performance is improved. A hysteresis controller is adopted here to generate the switching signals for voltage source inverter. DC-link voltage regulator as proportional-integral (PI) controller can minimise the switching losses occurring in voltage source inverter (VSI). The proposed algorithm is simple and easy to implement, therefore, it can be run efficiently in digital signal processor (DSP) platforms. During the last years, due to high performances and computation facilities in power conditioning applications the DSP-based control has become increasingly widespread [8] . A current-control techniques based on DSP for three-phase SAPFs are given in [9] as a comprehensive comparison of different high-performance. In addition, developing a real-time systems theory is the most concern. In this context, it is a convenient solution to implement the control through dSPACE platforms [10] as a prototype, based on versatile controller board DS1104.
The organisation of the paper is as follows: The hybrid APF is discussed in Section 2. Section 3 describes the control algorithm of APF. The simulation results and a brief analysis are presented in Section 4. In Section 5, experimental results are shown. Finally, conclusions are drawn in Section 6.
Hybrid APF topology
The proposed hybrid filter structure shown in Fig. 1 comprises a shunt passive filter and a shunt active filter. A three-leg inverter with split capacitor works as the APF. It is designed to be associated in parallel with the single phase and three phase loads that are considered as a non-linear and unbalanced load for a three-phase four-wire distribution system. The inner point of every branch is attached to the power network through an inductor, which is used to filter the ripples of inverter current. The considered LC passive filter at the fifth harmonic tuned frequency is connected in shunt to the power line before the load. This provides a low impedance trap for harmonics to which the filter is tuned and correspondingly, aids in reduction of the active filter power rating.
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In order to extract the voltage peak and instantaneous phase information the best way is to convert the three phase unbalanced voltage in a two-dimensional (2D) stationary frame. If this transformed voltage vector is drawn on a q-d frame, a circular vector rotating at a speed equal to the frequency is seen for balanced case. Thus, if a transformed unbalanced voltage vector is drawn, an eclipse is formed as a resultant of both positive and negative sequence components. Let us say, the frequency and phase information are already known and taking an arbitrary frame that is rotating in the same direction as that of a positive sequence component and at a speed equal to the frequency, then a positive sequence component appears as a stationary and negative sequence component that seems to be rotating at a speed twice that of the frequency. For safe and consistent operation of an APF in an unbalanced and distorted grid voltage, the frequency, and phase extraction of the positive sequence component of the voltage should be obtained quickly and accurately. Owing to the dynamic behaviour, conventional SRF-PLL performance is unsatisfactory under non-ideal voltage mains [11, 12] . The improved PLL developed in this study is shown in Fig. 2 , which is put forward for the determination of positive sequence components. For non-ideal mains voltage:
Using αβ transform, the voltage vectors are
where The estimated phase angle = θ; positive sequence voltage phase angle = θ + ; and negative sequence voltage phase angle = θ − ; assuming uˆ≃ vt. PLL successfully tracks the phase at θ^= θ
Here, 2θ̂is the double frequency to be eliminated. It is the basic concept of modified PLL. It can provide the positive sequence component by cancellation of 2ω oscillations [13] . The PLL circuit uses Clarke and Park transform for identifying the peak of the positive sequence voltage. The three phase unbalanced voltages are converted to the stationary coordinate system. Through the measured phase angle, they are transformed to the dq frame. The PI controller forces the d-axis component V d to zero to align the mains voltage space vector with the q-axis. The estimated angle, θ is attained by integrating the PI controller output, which in turn, being used for the coordinate transformation process [14, 15] . Here, a second-order resonant filter is used instead of the conventional low-pass filter for suppressing the double fundamental frequency, which is created for unbalancing and the gain adaptation block shows the convergence of any value of system voltages [16] . The rate limiter block works as an attenuator against the ripple. The proposed PLL can perform satisfactorily as long as the gains of the PI are adjusted accordingly under highly inaccurate and disturbed system voltages.
The transfer function of the resonant filter is given in
and the open-loop PLL gain is written as
where T and K p are the time constant and gain of the PI controller correspondingly. Now a critically damped system is taken into consideration and the value of the cut-off frequency is chosen as it is equal to double the fundamental frequency of the system [17] . For the selection of the PI controller gains, the resonant filter is approximated as a low-pass filter and the parameter design is obtained via the calculation through the optimum symmetrical method:
and
where t is the time constant of the low-pass filter. Accordingly, the waveforms in simulation for conventional SRF-PLL and the modified PLL are shown in Fig. 3 .The modified PLL performed better than the previous one, since the output has low oscillations under non-ideal voltage conditions. As the resonant filter and PI controller are present, there is some phase delay of the signal, which offers a very high attenuation to harmonic component of frequency in the d-axis grid voltage due to unbalancing.
Reference current generation
The three phase load currents are measured using a Hall-effect current sensor and converted into d-q-0 by means of a rotational frame that is synchronous with the system voltage positive sequence in the following equation
ω st is considered here as the transformation-angle of the positive sequence source voltage and is delivered by the PLL [18] .
The arrangement under observation here is a three phase-four wire system, in which the active component i d and oscillating part i q are reflected. After the load currents i d and i q are found, they are allowed to pass over a low-pass filter to separate the AC and DC parts through which the active and reactive fundamental current components (i d -DC, i q -AC) are obtained. Both the currents (i d -DC, i q -AC) AC parts are related to the responsibility for active and non-active harmonic components. The filters used in the circuit are the second-order Butterworth type and its cut-off frequency is identical to one-half of the fundamental frequency [19] . In consideration of the reactive current, the passive filter provides its DC value while the VSI delivers an AC voltage to sink the harmonics. The filtered active and non-active currents from (12) are used for generation of the accurate references to the modulator
As well as providing harmonic currents, the DC voltage of the pulse-width modulation (PWM) VSI should be maintained for accurate operation. The voltage of the capacitor is controlled by regulating the reactive current, as shown in Fig. 4 [20] . Then, the a-b-c frame reference currents are 
DC-link capacitor voltage control
The internal composition of the PI controller circuit is exposed in Fig. 5 . The actual DC-side capacitor voltage of the shunt active filter is sensed through a Hall-effect voltage sensor and compared with a reference DC voltage [21, 22] . The DC-link voltage equation across capacitor is
where I dc is defined as the DC-link current. Using Laplace transform
So V dc responds to I dc through a simple first-order transfer function
The comparison result of the voltage error at the nth sampling instant, error = V dc,ref -V dc is passed to the PI controller via this transfer function to generate the required reference current.
Hence the closed-loop transfer function for DC-link voltage control from Fig. 6 is given by
The transient response of the currents is affected by the presence of the zero in the close-loop transfer function of the proposed control loop. Therefore, the response of current loops becomes that of a second-order transfer function with non-zero. By comparing the general equation of a second-order transfer function and the proposed model leads in following design relations:
so and
It is preferable to consider the system as underdamped because the settling time is low for damping factor 0.7. For values greater than 0.7, peak overshoot comes into the picture for DC-link voltage and it is undesirable. One design issue of any control system is second-order harmonics, for general system, it is undesirable, so usually damping ratio (ζ) 0.7 is chosen. Due to at ζ = 0.707, the maximum gain or peak is 0 for second-order harmonic oscillation. Using this value of the damping factor and natural frequency, ω n as the fundamental frequency, in (19) and (20) gains of PI controller are obtained as follows:
The peak reference current magnitude, I max is estimated via this controller and the DC-side capacitor voltage is controlled [23] .
Reactive power control
It is essential to arrange the unity power factor for the fundamental component at the terminals of the active filter. Thus, the source voltage and current are sinusoidal which is expressed as
Here i s denotes the source current and v s stands for the source voltage. The source voltage and current vector are represented by the d-q axis components on the synchronous reference frame as follows:
The following equation can be considered as follows:
By submitting equation, it is expressed as
So the single phase instantaneous power can be written as follows: 
The first term is defined as the single phase active power and the second term is defined as the reactive power. Since Q = 3/2 v sd i sq is the expression of the reactive power it can be accomplished by keeping the q-axis current at zero [24, 25] . The above control combination generates the required APF output fundamental current [26, 27] . 
Harmonic current generator
A hysteresis comparator is used here for a quick response and appropriate sinusoidal current tracking capability [28, 29] . The desired current, I a (t), and the injected inverter current, Ia*(t) are compared. The logic of switching is as follows:
If Ia < (Ia*-hb) upper switch S1 is OFF and lower switch S6 is ON in leg of 'a' of APF. If Ia > (Ia*-hb) upper switch S1 is ON and lower switch S6 is OFF in leg of 'a' of APF. Correspondingly, in legs 'b' and 'c' the switches are initiated. Here 'hb' is the hysteresis band [30] . The hysteresis band is designed according to the limitations of the device switching frequency. If the hysteresis band is chosen to be small, then the switching frequency will be high and not be compatible with the maximum switching frequency of power device. If the band is too big, the current error will be large. So owing to the limitation of switching devices, it is normally chosen as 5-10% of source current for fixed band hysteresis [31] [32] [33] which is selected as 0.8 in this study.
Simulation results and analysis
The results of the simulation have been obtained by using the power system block-set in MATLAB-SIMULINK for a three phase four-wire power network with SHAPF filter. The results are specified for (a) without compensation, (b) compensation with passive filter and (c) after the operation of hybrid filter. The widespread simulation outcomes are discussed in Fig. 7 .
Here three phase programmable voltage source parameters are used to create an unbalance and distorted supply with The time is taken for simulation as t = 0.9 to t = 1 s in steady-state condition with constant load. The source voltages for different cases, the load currents and their FFT spectrum are presented in Fig. 6,  Figs. 8 and 9 . From those figures, it is clear that the waveform becomes sinusoidal and voltage across the DC-link capacitor settles down after a few cycles for SHAPF. The source current and their level of harmonics are summarised in Table 1 .
Transient state operation
The simulation results for under load changing are shown in Fig. 10 . In this case, the SHAPF system is operated in 0.2 s and the load current amplitudes increase approximately 80%. During the period t = 0 s to t = 0.2 s, the load parameters are R = 30 Ω and L = 12 mH. From t = 0.2 s to t = 0.5 s, load parameters are changed and they are R = 20 Ω and L = 8 mH. After operation of the filter, the source current harmonics become compensated.
Control implementation on dSPACE 1104 platform
The control scheme is executed in the rapid prototype platform dSPACE DS1104. The necessary I/O interfaces and a real-time processor are included in the dSPACE controller board to take-out the control operation. The real-time implement software creates a real-time interface (RTI) of the dSPACE. Extension of the realtime code generating software MATLAB/SIMULINK/real-time workshop (RTW) and integration of the I/O hardware real-time model are done in the Simulink library. The real-time C code is generated automatically from the prescribed Simulink model to the real-time processor by using the RTI/RTW. Then, it is realised by dSPACE1104. The real-time control system MATLAB/SIMULINK block diagram is shown in Fig. 11 . The interfacing of the measurement sensors and the control output are included in that block diagram. The ADC blocks after normalising, supply the digital inputs that are used according to the accepted control strategy. For the IGBTs gating signals, the three-phase SLAVE DSP PWM block cannot be used as the hysteresis control has been chosen. Consequently, for transferring the gating signals to the IGBTs drivers, two options remain, that is either through digital output channels or through digital to analogue (D/A) channels. Therefore, with the help of six digital outputs through the DS1104BIT_OUT block of the Master PPC library, the generated switching signals are taken out of the DS1104. The parameters of the PI controller for DC-link voltage control in the control approach are determined. In addition, it is implemented in the real-time controller by the dSPACE platform via the discrete PI controller block in MATLAB/SIMULINK. The execution of the proposed control algorithm with real-time controller takes 100 μs sampling time.
Two different values of resistance are connected in series with the two phases of supply, and another phase is kept as usual for the generation of unbalance voltage. Moreover, the Simulink model for distorted and unbalance-distorted source is built in the PC installed with MATLAB which is integrated with dSPACE 1104 for real-time implementation. The Simulink is built using particular library blocks in hardware in the loop. The performance of the power inverter is verified under the four grid condition. Before turning on the inverter, the source voltage is sinusoidal, but the load current is highly non-linear in nature and its frequency spectrum measured by Fluke power quality analyser is shown; its THD under balance, unbalance, distorted, and unbalance-distorted is 28.3, 28%, 30.7, and %28.7, respectively, for phase 'a'. After using the fifth harmonic tuned passive filter the value of source current %THD is reduced to 13.5, 11.2, 16.6, and 22.7, respectively. However, when the APF is connected in shunt with the line and passive filter, the harmonic contains in the source current is supplied by the APF and the source current approaches to sinusoidal. The source current after the compensation and filter current is also shown in Fig. 12 . The THD of the source current of phase A after compensation is reduced to 4, 5, 3.2, and 4.5%, which is under the IEEE standard limit and it is shown in Fig. 13 . The DC-link voltage across the split capacitor is also stable and followed the reference value.
A comparative analysis between the proposed control method, conventional method, P-Q theory [15] , and modified P-Q theory [14] is shown in Table 2 in terms of THD% and reactive power according to different conditions. The P-Q theory and modified P-Q theory are simulated with the used parameters. From the table, it is observed that they are capable of mitigating harmonics in ideal conditions but fail to reduce the THD% below 5% under a non-ideal voltage source. The DC-link voltage control is maintained through considering the active or reactive part of the filtered AC current. The proposed method allows 3% THD values of source current and compensates reactive power, which is satisfactory when compared with the conventional control technique. The system parameters are listed as it is in Table 3 .
Conclusion
A new SRF-based control technique for SHAPF is presented to compensate the reactive power and reduce THD. Measurements of the load current and filter currents have been taken under consideration for making a closed-loop control. The control method has been evaluated with simulations under ideal and non-ideal mains voltage conditions. From the simulation results, it is shown that THD has been reduced from 24.42 to 3.81% for balanced source, and 22.39-3.19% for the unbalanced source, 27.91-3.85% for the distorted source, and 27.24-3.39% for the unbalanced-distorted voltage. Moreover, 55% of the reactive power has been compensated after using the SHAPF. A laboratory prototype is developed and it has been found that the value of THD has been reduced from 28.11 to 4% for the balanced source, 28-5% for the unbalanced voltage, 30.7-3.2% for distorted source, and 28-4.5% for unbalanced-distorted source, which is around the 5% specified in the IEEE standard. Compared to the simulation results, the experimental THD is slightly higher due to the accuracy limit of the sensors and sampling time limit of the DSP of dSPACE. The power factor has also been increased to 0.967, which proves the feasibility and effectiveness of the proposed control method.
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